( en | de | ru )

 

Disambiguation of "Reichenbach, Marc"

Author of the publication

copydeleteadd this publication to your clipboard
TAPRE-HBM: Trace-Based Processor Rapid Emulation Using HBM on FPGAs.

, , , , , , and . ARC, volume 14251 of Lecture Notes in Computer Science, page 307-321. Springer, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Marc Reichenbach

Heinz Reichenbach

Jochen Reichenbach

Andreas Reichenbach

Anette Reichenbach

 

Other publications of authors with the same name

Autonomous Driving in the Curriculum of Computer Architecture., , , and . EWME, page 11-16. IEEE, (2018)A High-speed Low-power Sense Amplifier for the RRAM Array with Multi-level Reading Function using 130-nm Technology., , , , and . ICECS, page 1-4. IEEE, (2023)Linear Computation Coding for Convolutional Neural Networks., , and . SSP, page 562-565. IEEE, (2023)EasyHBM: Simple and Fast HBM Access for FPGAs Using High-Level-Synthesis., , , , and . SAMOS, volume 13511 of Lecture Notes in Computer Science, page 43-57. Springer, (2022)Suitability of ISAs for Data Paths Based on Redundant Number Systems: Is RISC-V the best?, , and . DSD, page 247-253. IEEE, (2022)Edge GPU based on an FPGA Overlay Architecture using PYNQ., , , , and . SBCCI, page 1-6. IEEE, (2022)Increasing the Robustness of TERO-TRNGs Against Process Variation., , and . ACM Trans. Reconfigurable Technol. Syst., 16 (3): 48:1-48:29 (September 2023)The HERA Methodology: Reconfigurable Logic in General-Purpose Computing., and . IEEE Access, (2021)E = AI2., , and . ERCIM News, (2021)Programmable HSA Accelerators for Zynq UltraScale+ MPSoC Systems., , , , , and . Euro-Par Workshops, volume 11339 of Lecture Notes in Computer Science, page 733-744. Springer, (2018)