( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Learning and Leveraging the Relationship between Architecture-Level Measurements and Individual User Satisfaction

, , , , , , и . SIGARCH Comput. Archit. News, 36 (3): 427--438 (2008)
DOI: http://doi.acm.org/10.1145/1394608.1382158

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Stephan Mallik

Arindam Chatterjee

Arindam Khan

Mohammed Nazmul Ahsan Mallik

Samir Ansari {Arindam Ghosal, Vikash Kumar}

 

Другие публикации лиц с тем же именем

FQ-Conv: Fully Quantized Convolution for Efficient and Accurate Inference., , , , , , и . CoRR, (2019)Design and implementation of correlating caches., , и . ISLPED, стр. 58-61. ACM, (2004)The user in experimental computer systems research., , , , , , и . Experimental Computer Science, стр. 10. ACM, (2007)Variable latency caches for nanoscale processor., , , , и . SC, стр. 20. ACM Press, (2007)Analog In-memory Computing in FeFET-based 1T1R Array for Edge AI Applications., , , , , , , , , и 5 other автор(ы). VLSI Circuits, стр. 1-2. IEEE, (2021)Engineering Over-Clocking: Reliability-Performance Trade-Offs for High-Performance Register Files., , , и . DSN, стр. 770-779. IEEE Computer Society, (2005)Smart bit-width allocation for low power optimization in a systemc based ASIC design environment., , , и . DATE, стр. 618-623. European Design and Automation Association, Leuven, Belgium, (2006)User- and process-driven dynamic voltage and frequency scaling., , , , и . ISPASS, стр. 11-22. IEEE Computer Society, (2009)A Case for Clumsy Packet Processors., и . MICRO, стр. 147-156. IEEE Computer Society, (2004)Automatic parallelization of embedded software using hierarchical task graphs and integer linear programming., , и . CODES+ISSS, стр. 267-276. ACM, (2010)