Author of the publication

A Logic Synthesis Toolbox for Reducing the Multiplicative Complexity in Logic Networks.

, , , , and . DATE, page 568-573. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Resource Estimation and Verification Workflow in Q# Special session paper., , , , and . DATE, page 1050-1055. IEEE, (2021)Mapping NCV Circuits to Optimized Clifford+T Circuits., , and . RC, volume 8507 of Lecture Notes in Computer Science, page 163-175. Springer, (2014)Three-Input Gates for Logic Synthesis., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 40 (10): 2184-2188 (2021)Design and Automation for Quantum Computation and Quantum Technologies., , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 12 (3): 581-583 (2022)Reducing the Multiplicative Complexity in Logic Networks for Cryptography and Security Applications., , , and . DAC, page 74. ACM, (2019)On-the-fly and DAG-aware: Rewriting Boolean Networks with Exact Synthesis., , , , and . DATE, page 1649-1654. IEEE, (2019)Formal Specification Level., , and . FDL (Selected Papers), volume 265 of Lecture Notes in Electrical Engineering, page 37-52. Springer, (2012)Testing Quantum Programs using Q# and Microsoft Quantum Development Kit., and . Q-SET@QCE, volume 3008 of CEUR Workshop Proceedings, page 81-88. CEUR-WS.org, (2021)Enumerating Optimal Quantum Circuits using Spectral Classification., , , and . ISCAS, page 1-5. IEEE, (2020)Simulation Graphs for Reverse Engineering., , , and . FMCAD, page 152-159. IEEE, (2015)