Author of the publication

A 4Gb/s adaptive FFE/DFE receiver with data-dependent jitter measurement.

, , , , and . ESSCIRC, page 351-354. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Two-Step Time-to-Digital Converter using Ring Oscillator Time Amplifier., , , , and . ISOCC, page 143-144. IEEE, (2018)A 4Gb/s adaptive FFE/DFE receiver with data-dependent jitter measurement., , , , and . ESSCIRC, page 351-354. IEEE, (2011)A 1.1 mW/Gb/s 10 Gbps half-rate clock-embedded transceiver for high-speed links in 65 nm CMOS., , , , and . IEICE Electron. Express, 11 (17): 20140671 (2014)A low jitter clock and data recovery with a single edge sensing Bang-Bang PD., , , and . IEICE Electron. Express, 11 (7): 20140088 (2014)A PAM-4 Receiver with Selective Reference Voltage Adaptation for Low Sensitivity to Sampler Voltage Variations., and . ISOCC, page 205-206. IEEE, (2023)A CMOS high-speed data recovery circuit using the matched delay sampling technique., , and . IEEE J. Solid State Circuits, 32 (10): 1588-1596 (1997)Way-lookup buffer for low-power set-associative cache., , and . IEICE Electron. Express, 8 (23): 1961-1966 (2011)A 60 to 200MHz SSCG with approximate Hershey-Kiss modulation profile in 0.11µm CMOS., , , , , and . ISOCC, page 423-426. IEEE, (2012)On-chip jitter tolerance measurement technique for CDR circuits., , and . ISCAS, page 1602-1605. IEEE, (2015)Automatic SfM-Based 2D-to-3D Conversion for Multi-Object Scenes., , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 97-A (5): 1159-1161 (2014)