Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Design methodology of multistage time-domain logic speculation circuits., , , , and . ISCAS, page 1944-1947. IEEE, (2011)Self-powered wearable sensor node: Challenges and opportunities., , , , , and . CASES, page 189. IEEE, (2015)SATS: An Ultra-Low Power Time Synchronization for Solar Energy Harvesting WSNs., , , , , and . ISLPED, page 106-111. ACM, (2016)HW/SW co-design of nonvolatile IO system in energy harvesting sensor nodes for optimal data acquisition., , , , , , , , and . DAC, page 154:1-154:6. ACM, (2016)Concrete: A Per-layer Configurable Framework for Evaluating DNN with Approximate Operators., , , , , , and . ICASSP, page 1552-1556. IEEE, (2019)An Investigation on Inter-degeneration Effect in Body Channel Based Multi-node Wireless Power Transfer., , , , , and . BioCAS, page 1-4. IEEE, (2018)14.2 A 65nm 24.7µJ/Frame 12.3mW Activation-Similarity-Aware Convolutional Neural Network Video Processor Using Hybrid Precision, Inter-Frame Data Reuse and Mixed-Bit-Width Difference-Frame Data Codec., , , , , , , , , and . ISSCC, page 232-234. IEEE, (2020)Design of variable latency adder based on present and transitional states prediction., , , and . PATMOS, page 120-125. IEEE, (2013)CP-FPGA: Computation data-aware software/hardware co-design for nonvolatile FPGAs based on checkpointing techniques., , , and . ASP-DAC, page 569-574. IEEE, (2016)NVPsim: A simulator for architecture explorations of nonvolatile processors., , , , and . ASP-DAC, page 147-152. IEEE, (2016)