( en | de | ru )

 

Disambiguation of "Nezan, Jean-François"

Author of the publication

copydeleteadd this publication to your clipboard
Hierarchical Dataflow Model for efficient programming of clustered manycore processors.

, , , and . ASAP, page 137-142. IEEE Computer Society, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jean-François Stumper

Jean-François Viaud

Jean-François Paillotin

Jean François Savoie

Jean-François Hren

 

Other publications of authors with the same name

A Distributed Framework for Low-Latency OpenVX over the RDMA NoC of a Clustered Manycore., , , and . HPEC, page 1-7. IEEE, (2018)A comparison of stereo matching algorithms on multi-core Digital Signal Processor platform., , , and . 3D Image Processing, Measurement (3DIPM), and Applications, page 49-54. Society for Imaging Science and Technology, (2017)Design Space Exploration for Memory-Oriented Approximate Computing Techniques., , and . ASAP, page 122-125. IEEE, (2022)Automated Clustering and Pipelining of Dataflow Actors for Controlled Scheduling Complexity., , , and . EUSIPCO, page 1698-1702. IEEE, (2023)Overview of the SVC4QoE Project., , , , , , , , , and 3 other author(s). MobiMedia, volume 77 of Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering, page 560-570. Springer, (2010)A codesign synthesis from an MPEG-4 decoder dataflow description., , , and . ISCAS, page 1995-1998. IEEE, (2010)Statistical analysis of Post-HEVC encoded videos., , , , , and . SiPS, page 1-6. IEEE, (2017)Forward-Inverse 2D Hardware Implementation of Approximate Transform Core for the VVC Standard., , , , , , and . IEEE Trans. Circuits Syst. Video Technol., 30 (11): 4340-4354 (2020)Rapid prototyping for an optimized MPEG4 decoder implementation over a parallel heterogeneous architecture., , , and . ICME, page 417-420. IEEE Computer Society, (2003)Automatic code generation for multi-microblaze system with syndex., , , and . EUSIPCO, page 1644-1648. IEEE, (2007)