From post

Improved Elimination Scheme of Current Zero-Crossing Distortion in Unipolar Hysteresis Current Controlled Grid-Connected Inverter.

, , и . IEEE Trans. Ind. Informatics, 11 (5): 1111-1118 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Instantaneous power control of a high speed permanent magnet synchronous generator based on a sliding mode observer and a phase locked loop., , , , и . IECON, стр. 2002-2007. IEEE, (2017)Influence of Plugging DC Offset Estimation Integrator in Single-Phase EPLL and Alternative Scheme to Eliminate Effect of Input DC Offset and Harmonics., , , и . IEEE Trans. Ind. Electron., 62 (8): 4823-4831 (2015)Voltage Drop Compensation Technology for High-Voltage and High-Power DC Energy Storage Power Supply System., , и . IEEE Trans. Ind. Electron., 71 (1): 549-559 (2024)A New Two-Phase Stationary-Frame-Based Enhanced PLL for Three-Phase Grid Synchronization., , и . IEEE Trans. Circuits Syst. II Express Briefs, 62-II (3): 251-255 (2015)Robust proportionate adaptive filter based on maximum correntropy criterion for sparse system identification in impulsive noise environments., , , , и . Signal Image Video Process., 12 (1): 117-124 (2018)Identifying and assessing risk of cascading failure sequence in AC/DC hybrid power grid based on non-cooperative game theory., , , , и . Reliab. Eng. Syst. Saf., (сентября 2023)Electricity Consumption Forecasting using Support Vector Regression with the Mixture Maximum Correntropy Criterion., , , , , и . Entropy, 21 (7): 707 (2019)A Novel Method for CVT Transient Transform Characteristics Improvement Integrated With Digital Filter Suppressing Voltage Oscillation., , , , , , и . IEEE Trans. Instrum. Meas., (2024)Synchronization of Chaotic-Oscillation Permanent Magnet Synchronous Generators Networks via Adaptive Impulsive Control., , , и . IEEE Trans. Circuits Syst. II Express Briefs, 67-II (10): 2194-2198 (2020)Sparse Least Logarithmic Absolute Difference Algorithm with Correntropy-Induced Metric Penalty., , , , , и . Circuits Syst. Signal Process., 35 (3): 1077-1089 (2016)