Author of the publication

An address remapping algorithm to reduce power consumption in NoC-based chip-multiprocessors.

, , and . ISOCC, page 209-210. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Fault-Tolerant Routing Algorithm for NoC Using Farthest Reachable Routers., , , , and . DASC, page 153-158. IEEE Computer Society, (2013)Fault-resilient routing unit in NoCs., , , and . SoCC, page 164-169. IEEE, (2015)Neural network based seizure detection system using raw EEG data., , , , and . ISOCC, page 211-212. IEEE, (2016)A low latency fault tolerant transmission mechanism for Network-on-Chip., , , and . ISCAS, page 1-4. IEEE, (2017)Optimizing the location of ECC protection in network-on-chip., , , , and . CODES+ISSS, page 19:1-19:10. ACM, (2016)Rescuing healthy cores against disabled routers., , , , and . DFT, page 98-103. IEEE Computer Society, (2014)A Methodology for Simulating Multi-chiplet Systems Using Open-source Simulators., , , , , , , and . NANOCOM, page 18:1-18:6. ACM, (2021)Introduction to the special section on electronic technology for intelligent world., , , and . Comput. Electr. Eng., (2024)Optimizing dynamic mapping techniques for on-line NoC test., , , , , , and . ASP-DAC, page 227-232. IEEE, (2018)A lifetime-aware mapping algorithm to extend MTTF of Networks-on-Chip., , , , , , and . ASP-DAC, page 147-152. IEEE, (2018)