( en | de | ru )

 

Disambiguation of "Shen, Yiyu"

Author of the publication

copydeleteadd this publication to your clipboard
A Wideband Energy-Efficient Multi-Mode CMOS Digital Transmitter.

, , , and . IEEE J. Solid State Circuits, 58 (3): 677-690 (March 2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yiyu Chen

Wan Shen

Hong Shen

Wei Shen

Jian Shen

 

Other publications of authors with the same name

A Four-Way Series Doherty Digital Polar Transmitter at mm-Wave Frequencies., , , , , and . IEEE J. Solid State Circuits, 57 (3): 803-817 (2022)An Intrinsically Linear Wideband Polar Digital Power Amplifier., , , , and . IEEE J. Solid State Circuits, 52 (12): 3312-3328 (2017)A 380μW IEEE 802.15.4z IR-UWB pulse-mixing transmitter featuring enable-locking RFDCO with extensive duty-cycling in 22nm FDSOI., , , , , , and . ESSCIRC, page 45-48. IEEE, (2023)A 2.6-to-4.1GHz Fractional-N Digital PLL Based on a Time-Mode Arithmetic Unit Achieving -249.4dB FoM and -59dBc Fractional Spurs., , , , , , , , , and 3 other author(s). ISSCC, page 380-382. IEEE, (2022)A 1-to-4GHz Multi-Mode Digital Transmitter in 40nm CMOS Supporting 200MHz 1024-QAM OFDM signals with more than 23dBm/66% Peak Power/Drain Efficiency., , , and . CICC, page 1-2. IEEE, (2022)A Wideband Linear I/Q-Interleaving DDRM., , , , and . IEEE J. Solid State Circuits, 53 (5): 1361-1373 (2018)A Wideband IQ-Mapping Direct-Digital RF Modulator for 5G Transmitters., , , and . IEEE J. Solid State Circuits, 57 (5): 1446-1456 (2022)A Wideband Four-Way Doherty Bits-In RF-Out CMOS Transmitter., , , and . IEEE J. Solid State Circuits, 56 (12): 3768-3783 (2021)A Low-Spur Fractional-N PLL Based on a Time-Mode Arithmetic Unit., , , , , , , , , and 2 other author(s). IEEE J. Solid State Circuits, 58 (6): 1552-1571 (2023)A spread-spectrum clock generator with FIR-embedded binary phase detection and 1-bit high-order ΔΣ modulation., , , , and . A-SSCC, page 1-4. IEEE, (2015)