( en | de | ru )

 

Disambiguation of "Casini, Daniel"

Author of the publication

copydeleteadd this publication to your clipboard
Handling Transients of Dynamic Real-Time Workload Under EDF Scheduling.

, , and . IEEE Trans. Computers, 68 (6): 820-835 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Tullia Casini

Daniel

Daniel

Daniel Stanze

Systematische Analyse von Rezeptoren und Effektormechanismen der pulmonalen angeborenen Immunität. Uni Marburg, (2009)

Daniel Wied

Zivilprozessuale Qualifikationsprobleme im Spannungsfeld von Vertrag und Delikt: ein Beitrag zur Auslegung nationalen Zivilprozessrechts in europäischer Perspektive. Uni Regensburg, (2009)
 

Other publications of authors with the same name

SPHERE: A Multi-SoC Architecture for Next-Generation Cyber-Physical Systems Based on Heterogeneous Platforms., , , , , , , , , and 7 other author(s). IEEE Access, (2021)Demystifying the Real-Time Linux Scheduling Latency (Artifact)., , , and . Dagstuhl Artifacts Ser., 6 (1): 02:1-02:3 (2020)Optimal Memory Allocation and Scheduling for DMA Data Transfers under the LET Paradigm., , , and . DAC, page 1171-1176. IEEE, (2021)Latency Analysis of I/O Virtualization Techniques in Hypervisor-Based Real-Time Systems., , , and . RTAS, page 306-319. IEEE, (2021)Task Splitting and Load Balancing of Dynamic Real-Time Workloads for Semi-Partitioned EDF., , and . IEEE Trans. Computers, 70 (12): 2168-2181 (2021)A ROS 2 Response-Time Analysis Exploiting Starvation Freedom and Execution-Time Variance., , , and . RTSS, page 41-53. IEEE, (2021)Constant bandwidth servers with constrained deadlines., , , , and . RTNS, page 68-77. ACM, (2017)A Holistic Memory Contention Analysis for Parallel Real-Time Tasks under Partitioned Scheduling., , , and . RTAS, page 239-252. IEEE, (2020)Predictable Memory-CPU Co-Scheduling with Support for Latency-Sensitive Tasks., , , , and . DAC, page 1-6. IEEE, (2020)Analyzing Arm's MPAM From the Perspective of Time Predictability., , and . IEEE Trans. Computers, 72 (1): 168-182 (2023)