From post

Optimally minimizing overlay violation in self-aligned double patterning decomposition for row-based standard cell layout in polynomial time.

, , , и . ICCAD, стр. 32-39. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Optimally minimizing overlay violation in self-aligned double patterning decomposition for row-based standard cell layout in polynomial time., , , и . ICCAD, стр. 32-39. IEEE, (2013)Triple patterning aware detailed placement with constrained pattern assignment., , , , и . ICCAD, стр. 116-123. IEEE, (2014)Constrained pattern assignment for standard cell based triple patterning lithography., , , , и . ICCAD, стр. 178-185. IEEE, (2013)Layout decomposition for triple patterning lithography. University of Illinois Urbana-Champaign, USA, (2016)Grid-to-ports clock routing for high performance microprocessor designs., , , и . ISPD, стр. 21-28. ACM, (2011)Performance evaluation considering mask misalignment in multiple patterning decomposition., и . ISQED, стр. 192-197. IEEE, (2016)A polynomial time triple patterning algorithm for cell based row-structure layout., , , , и . ICCAD, стр. 57-64. ACM, (2012)Crosslink insertion for variation-driven clock network construction., , и . ACM Great Lakes Symposium on VLSI, стр. 321-326. ACM, (2012)An efficient linear time triple patterning solver., , , и . ASP-DAC, стр. 208-213. IEEE, (2015)Directed Self-Assembly (DSA) Template Pattern Verification., , , , , , и . DAC, стр. 55:1-55:6. ACM, (2014)