Author of the publication

Charge-transferred presensing, negatively precharged word-line, and temperature-insensitive power-up schemes for low-voltage DRAMs.

, , and . IEEE J. Solid State Circuits, 39 (4): 694-703 (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 3.0 Gb/s clock data recovery circuits based on digital DLL for clock-embedded display interface., , , , and . ESSCIRC, page 454-457. IEEE, (2012)Power Efficient and Reliable Nonvolatile TCAM With Hi-PFO and Semi-Complementary Driver., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (2): 605-615 (2019)Smart Adaptive Refresh for Optimum Refresh Interval Tracking using in-DRAM ECC., and . MWSCAS, page 822-825. IEEE, (2020)Local NOR and global NAND match-line architecture for high performance CAM., and . MWSCAS, page 707-710. IEEE, (2017)An 8Gb/s/pin 9.6ns Row-Cycle 288Mb Deca-Data Rate SDRAM with an I/O Error-Detection Scheme., , , , , , , , , and 9 other author(s). ISSCC, page 527-536. IEEE, (2006)A Non-linear Input Converter Inversely Pre-distorted Against Nonlinear Behavior of FG-based Neuromorphic Synaptic Devices., and . ISOCC, page 409-410. IEEE, (2021)A low-power dual-PFD phase-rotating PLL with a PFD controller for 5Gb/s serial links., , , , and . ISCAS, page 2159-2162. IEEE, (2012)0.37mW/Gb/s low power SLVS transmitter for battery powered applications., , , , , , and . ISCAS, page 1955-1958. IEEE, (2012)A Study of Read Margin Enhancement for 3T2R Nonvolatile TCAM Using Adaptive Bias Training., , , and . IEEE Trans. Very Large Scale Integr. Syst., 27 (8): 1840-1850 (2019)Dynamic Power Reduction of TCAM Using Selective Precharging of Match Lines., and . IEEE Big Data, page 6633-6635. IEEE, (2022)