( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A Simplified 8 × 8 Transformation and Quantization Real-Time IP-Block for MPEG-4 H.264/AVC Applications: a New Design Flow Approach.

, , , , и . J. Circuits Syst. Comput., 16 (6): 1011-1026 (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Hans-Ernst Marcolin

Monika Marcotty

Johannes Marcour

Carlos Javier Marcos Navas

Massimiliano Marcon

 

Другие публикации лиц с тем же именем

High level design space exploration of RVC codec specifications for multi-core heterogeneous platforms., , и . DASIP, стр. 191-198. IEEE, (2010)Benchmark framework for lossy compression of genome sequencing quality values, , , , , , , , , и 3 other автор(ы). ISO/IEC JTC 1/SC 29/WG 11, Document Number M38916, (октября 2016)Available: http://wg11.sc29.org/.Evaluation framework for lossy compression of genomic Quality Values, , , , , , , , и . ISO/IEC JTC 1/SC 29/WG 11, Document Number M37768, (февраля 2016)Available: http://wg11.sc29.org.High level synthesis of Smith-Waterman dataflow implementations., , и . ICASSP, стр. 1173-1177. IEEE, (2017)Evaluation of the Parallelization Potential for Efficient Multimedia Implementations: Dynamic Evaluation of Algorithm Critical Path., , и . IEEE Trans. Circuits Syst. Video Techn., 15 (5): 593-608 (2005)Methodology and technique to improve throughput of FPGA-based Cal dataflow programs: Case study of the RVC MPEG-4 SP Intra decoder., , , , и . SiPS, стр. 186-191. IEEE, (2011)Multi-clock domain optimization for reconfigurable architectures in high-level dataflow applications., , , , , и . ACSSC, стр. 1796-1800. IEEE, (2013)An Evaluation Framework for Lossy Compression of Genome Sequencing Quality Values., , , , , , , и . DCC, стр. 221-230. IEEE, (2016)Post-processing of coded images by neural network cancellation of the unmasked noise., , , и . Neural Processing Letters, 2 (2): 18-22 (1995)High-level synthesis of dynamic dataflow programs on heterogeneous MPSoC platforms., , , и . SAMOS, стр. 227-234. IEEE, (2016)