Author of the publication

A Heterogeneous HEVC Video Encoder System Based on Two-Level CPU-FPGA Computing Architecture.

, , , , , , and . ASICON, page 1-4. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Evaluating performance of manycore processors with various granularities considering yield and lifetime reliability., , , , , and . ISCAS, page 2713-2716. IEEE, (2012)Time-Division-Multiplexer based routing algorithm for NoC system., , , and . ISCAS, page 1652-1655. IEEE, (2013)A fast 8×8 IDCT algorithm for HEVC., , , and . ASICON, page 1-4. IEEE, (2013)A Novel Five-Point Algorithm of Phase Noise Cancellation in DTMB., , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 90-A (11): 2608-2611 (2007)Efficient Implementation of OFDM Inner Receiver on a Programmable Multi-Core Processor Platform., , , , and . IEICE Trans. Commun., 95-B (4): 1241-1248 (2012)A Non-Redundant Latch With Key-Node-Upset Obstacle of Beneficial Efficiency for Harsh Environments Applications., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 70 (4): 1639-1648 (April 2023)A high speed reconfigurable face detection architecture., , , and . ASICON, page 83-86. IEEE, (2011)An optimized mapping algorithm based on Simulated Annealing for regular NoC architecture., , , , , and . ASICON, page 389-392. IEEE, (2011)A modified high-radix scalable Montgomery multiplier., , , , and . ISCAS, IEEE, (2006)Fault tolerant computing for stream DSP applications using GALS multi-core processors., , and . ISCAS, page 2305-2308. IEEE, (2011)