From post

Gate-level process variation offset technique by using dual voltage supplies to achieve near-threshold energy efficient operation.

, , и . COOL Chips, стр. 1-3. IEEE Computer Society, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

A subsampling stochastic coarse-fine ADC with SNR 55.3dB and >5.8TS/s effective sample rate for an on-chip signal analyzer., , , и . ISCAS, стр. 93-96. IEEE, (2014)Range extension of inductive coupling communication using multi-stage resonance., , и . ISCIT, стр. 758-763. IEEE, (2012)Power supply impedance emulation to eliminate overkills and underkills due to the impedance difference between ATE and customer board., , , , , , и . ITC, стр. 1-8. IEEE, (2016)A general and efficient mask pattern generator for non-series-parallel CMOS transistor network., и . Synthesis for Control Dominated Circuits, том A-22 из IFIP Transactions, стр. 323-333. North-Holland, (1992)High-throughput electron beam direct writing of VIA layers by character projection using character sets based on one-dimensional VIA arrays with area-efficient stencil design., , , , , и . ASP-DAC, стр. 255-260. IEEE, (2013)Extension of power supply impedance emulation method on ATE for multiple power domain., , , , , , и . ETS, стр. 1-2. IEEE, (2017)On-chip resonant supply noise reduction utilizing switched parasitic capacitors of sleep blocks with tri-mode power gating structure., , , , , и . ESSCIRC, стр. 183-186. IEEE, (2011)Novel technique for minimizing the comparator delay dispersion in 65nm CMOS technology., , , , и . ICECS, стр. 220-223. IEEE, (2011)A Pulse Width controlled PLL and its automated design flow., , , и . ICECS, стр. 5-8. IEEE, (2013)An all-digital time difference hold-and-replication circuit utilizing a dual pulse ring oscillator., , , и . CICC, стр. 1-4. IEEE, (2013)