( en | de | ru )

 

Disambiguation of "Korolija, Dario"

Author of the publication

copydeleteadd this publication to your clipboard
EasyNet: 100 Gbps Network for HLS.

, , and . FPL, page 197-203. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dario Piano

Dario Mazzoleni

Dario Gil

Dario Vincenti

Dario Struwe

 

Other publications of authors with the same name

Data Processing with FPGAs on Modern Architectures., , and . SIGMOD Conference Companion, page 77-82. ACM, (2023)Tackling Hardware/Software co-design from a database perspective., , , , , , , and . CIDR, www.cidrdb.org, (2020)Farview: Disaggregated Memory with Operator Off-loading for Database Engines., , , , , and . CIDR, www.cidrdb.org, (2022)Do OS abstractions make sense on FPGAs?, , and . OSDI, page 991-1010. USENIX Association, (2020)Enzian: an open, general, CPU/FPGA platform for systems software research., , , , , , , , , and 3 other author(s). ASPLOS, page 434-451. ACM, (2022)Abstractions for Modern Heterogeneous Systems.. ETH Zurich, Zürich, Switzerland, (2024)base-search.net (ftethz:oai:www.research-collection.ethz.ch:20.500.11850/671565).Design and Implementation of a Deterministic FPGA Router on a CPU+FPGA Acceleration Platform., and . FPGA, page 186. ACM, (2019)Farview: Disaggregated Memory with Operator Off-loading for Database Engines., , , , , and . CoRR, (2021)Serverless FPGA: Work-In-Progress., , and . SESAME@EuroSys, page 1-4. ACM, (2023)ACCL+: an FPGA-Based Collective Engine for Distributed Applications., , , , , , , and . OSDI, page 211-231. USENIX Association, (2024)