( en | de | ru )

 

Disambiguation of "Liang, Hongzhi"

Author of the publication

copydeleteadd this publication to your clipboard
A General Approach for Scenario Integration.

, , , and . MoDELS, volume 5301 of Lecture Notes in Computer Science, page 204-218. Springer, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Liang Liang

Hongzhi Li

Hongzhi Song

Liang-Liang Fu

Shu Chuan Liang

 

Other publications of authors with the same name

A Practical Evaluation of Using TXL for Model Transformation., and . SLE, volume 5452 of Lecture Notes in Computer Science, page 245-264. Springer, (2008)Automating comprehensive safety analysis of concurrent programs using verisoft and TXL., and . SIGSOFT FSE, page 13-22. ACM, (2004)A General Approach for Scenario Integration., , , and . MoDELS, volume 5301 of Lecture Notes in Computer Science, page 204-218. Springer, (2008)A comparative survey of scenario-based to state-based model synthesis approaches., , and . SCESM, page 5-12. ACM, (2006)Sequence Diagrams Integration via Typed Graphs: Theory and Implementation.. Queen's University at Kingston, Ontario, Canada, (2009)A 5GS/s 38.04dB SNDR Single-Channel TDC-Assisted Hybrid ADC with $łambda/4$ Transmission Line Based Time Quantizer Achieving a PVT Robustness 416.6fs Time Step., , , , , and . A-SSCC, page 1-3. IEEE, (2023)A 0.012mm2 36.41kHz Temperature-insensitive Current-Reuse Ring Oscillator Achieving 0.077%/V Line Sensitivity across a 1.3V-to-3.7V unregulated Supply., , , , , , , , and . CICC, page 1-2. IEEE, (2023)A Power-Efficient Clock Circuit and Output Serializing Technique Integrated in a 12-bit 10-GS/s ADC., , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 71 (4): 1495-1505 (April 2024)Scenario Integration via the Transformation and Manipulation of Higher-order Graphs.. MoDELS (Doctoral Symposium), volume 262 of CEUR Workshop Proceedings, CEUR-WS.org, (2007)A 12b 1.5GS/s Single-Channel Pipelined SAR ADC with a Pipelined Residue Amplification Stage., , , , , , , , and . CICC, page 1-2. IEEE, (2023)