( en | de | ru )

 

Disambiguation of "Datta, Animesh"

Author of the publication

copydeleteadd this publication to your clipboard
A Statistical Approach to Area-Constrained Yield Enhancement for Pipelined Circuits under Parameter Variations.

, , , and . Asian Test Symposium, page 170-175. IEEE Computer Society, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Animesh Yadav

Animesh Das

Animesh Patcha

Animesh Bhattacharya

Animesh Garg

 

Other publications of authors with the same name

An Ontology Based Framework for Domain Analysis of Interactive System., , and . IC3 (1), volume 94 of Communications in Computer and Information Science, page 391-402. Springer, (2010)Interpreting quantum discord through quantum state merging, and . CoRR, (2010)Quantum Discord in Quantum Information Theory - From Strong Subadditivity to the Mother Protocol., and . TQC, volume 6745 of Lecture Notes in Computer Science, page 188-197. Springer, (2011)The Quantum Theil Index: Characterizing Graph Centralization using von Neumann Entropy., , and . CoRR, (2017)The von Neumann Theil index: characterizing graph centralization using the von Neumann index., , and . J. Complex Networks, 6 (6): 859-876 (2018)Modeling and Circuit Synthesis for Independently Controlled Double Gate FinFET Devices., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 26 (11): 1957-1966 (2007)Delay Modeling and Statistical Design of Pipelined Circuit Under Process Variation., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (11): 2427-2436 (2006)Profit Aware Circuit Design Under Process Variations Considering Speed Binning., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 16 (7): 806-815 (2008)A Statistical Approach to Area-Constrained Yield Enhancement for Pipelined Circuits under Parameter Variations., , , and . Asian Test Symposium, page 170-175. IEEE Computer Society, (2005)Yield Prediction of High Performance Pipelined Circuit with Respect to Delay Failures in Sub-100nm Technology., , , and . IOLTS, page 275-280. IEEE Computer Society, (2005)