( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Ghost Thread: Effective User-Space Cache Side Channel Protection.

, , , и . CODASPY, стр. 233-244. ACM, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Melih Kandemir

Judith Kandemir

Yasemin Kandemir

Bahadir Kandemir

Mahmut Günay

 

Другие публикации лиц с тем же именем

Fifer: Tackling Underutilization in the Serverless Era., , , , и . CoRR, (2020)Optimising power efficiency in trace cache fetch unit., , , и . IET Comput. Digit. Tech., 1 (4): 334-348 (2007)Multiverse: Dynamic VM Provisioning for Virtualized High Performance Computing Clusters., , , , , и . CCGRID, стр. 131-141. IEEE, (2020)Leveraging value locality for efficient design of a hybrid cache in multicore processors., , , и . ICCAD, стр. 1-8. IEEE, (2017)The Sleep Deprivation Attack in Sensor Networks: Analysis and Methods of Defense., , , , , и . IJDSN, 2 (3): 267-287 (2006)TaPEr: tackling power emergencies in the dark silicon era by exploiting resource scalability., , и . Conf. Computing Frontiers, стр. 16:1-16:8. ACM, (2015)Reducing Energy Consumption in Chip Multiprocessors Using Workload Variations., , , , и . Ultra Low-Power Electronics and Design, Kluwer / Springer, (2004)Compilation for Distributed Memory Architectures., и . The Compiler Design Handbook, CRC Press, (2002)Performance aware secure code partitioning., , и . DATE, стр. 1122-1127. EDA Consortium, San Jose, CA, USA, (2007)Memory bank aware dynamic loop scheduling., , , и . DATE, стр. 1671-1676. EDA Consortium, San Jose, CA, USA, (2007)