Author of the publication

Dynamic pH Sensor with Embedded Calibration Scheme by Advanced CMOS FinFET Technology.

, , , , , , , and . Sensors, 19 (7): 1585 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 0.5V 4Mb logic-process compatible embedded resistive RAM (ReRAM) in 65nm CMOS using low-voltage current-mode sensing scheme with 45ns random read time., , , , , , , , and . ISSCC, page 434-436. IEEE, (2012)Area-Efficient Embedded Resistive RAM (ReRAM) Macros Using Logic-Process Vertical-Parasitic-BJT (VPBJT) Switches and Read-Disturb-Free Temperature-Aware Current-Mode Read Scheme., , , , , , , , , and . IEEE J. Solid State Circuits, 49 (4): 908-916 (2014)A ReRAM Macro Using Dynamic Trip-Point-Mismatch Sampling Current-Mode Sense Amplifier and Low-DC Voltage-Mode Write-Termination Scheme Against Resistance and Write-Delay Variation., , , , , , , , , and 1 other author(s). IEEE J. Solid State Circuits, 54 (2): 584-595 (2019)Self-Convergent Trimming SRAM True Random Number Generation With In-Cell Storage., , , , , and . IEEE J. Solid State Circuits, 54 (9): 2614-2621 (2019)High Density Embedded 3D Stackable Via RRAM in Advanced MCU Applications., , , , , , , and . VLSI Technology and Circuits, page 1-2. IEEE, (2023)A novel single poly-silicon EEPROM using trench floating gate., , and . MTDT, page 35-37. IEEE Computer Society, (2005)An offset-tolerant current-sampling-based sense amplifier for Sub-100nA-cell-current nonvolatile memory., , , , , , , , , and 3 other author(s). ISSCC, page 206-208. IEEE, (2011)Gate stress effect on low temperature data retention characteristics of split-gate flash memories., , , , , , and . Microelectron. Reliab., 45 (9-11): 1331-1336 (2005)A low-power subthreshold-to-superthreshold level-shifter for sub-0.5V embedded resistive RAM (ReRAM) macro in ultra low-voltage chips., , , , , , , and . APCCAS, page 695-698. IEEE, (2014)A Low-Voltage Bulk-Drain-Driven Read Scheme for Sub-0.5 V 4 Mb 65 nm Logic-Process Compatible Embedded Resistive RAM (ReRAM) Macro., , , , , , , , , and . IEEE J. Solid State Circuits, 48 (9): 2250-2259 (2013)