From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

A Novel Low-Cost TMR-Without-Voter Based HIS-Insensitive and MNU-Tolerant Latch Design for Aerospace Applications., , , , , , и . IEEE Trans. Aerosp. Electron. Syst., 56 (4): 2666-2676 (2020)CC-RTSV: Cross-Cellular Based Redundant TSV Design for 3D ICs., , , , , , , и . J. Circuits Syst. Comput., 29 (11): 2050144:1-2050144:19 (2020)A double-node-upset completely tolerant CMOS latch design with extremely low cost for high-performance applications., , , , , , и . Integr., (2022)Valid test pattern identification for VLSI adaptive test., , , и . Integr., (2022)Cost-Effective and Highly Reliable Circuit-Components Design for Safety-Critical Applications., , , , , , , , и . IEEE Trans. Aerosp. Electron. Syst., 58 (1): 517-529 (2022)Method of generating strategic guidance information for driving evacuation flows to approach safety-based system optimal dynamic flows: Case study of a large stadium., , , , и . J. Systems Science & Complexity, 28 (3): 606-622 (2015)A high performance SEU-tolerant latch for nanoscale CMOS technology.. DATE, стр. 1-5. European Design and Automation Association, (2014)A Novel Triple-Node-Upset-Tolerant CMOS Latch Design using Single-Node-Upset-Resilient Cells., , , , , , , , и . ITC-Asia, стр. 139-144. IEEE, (2019)Design of Wireless Network on Chip with Priority-Based MAC., , , , , и . Journal of Circuits, Systems, and Computers, 28 (8): 1950124:1-1950124:18 (2019)Single event double-upset fully immune and transient pulse filterable latch design for nanoscale CMOS., , , , и . Microelectron. J., (2017)