From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

A TDC-Less 7 mW 2.5 Gb/s Digital CDR With Linear Loop Dynamics and Offset-Free Data Recovery., , , , , и . IEEE J. Solid State Circuits, 46 (12): 3163-3173 (2011)A 3.7 mW Low-Noise Wide-Bandwidth 4.5 GHz Digital Fractional-N PLL Using Time Amplifier-Based TDC., , , , и . IEEE J. Solid State Circuits, 50 (4): 867-881 (2015)A 1.5GHz 1.35mW -112dBc/Hz in-band noise digital phase-locked loop with 50fs/mV supply-noise sensitivity., , , и . VLSIC, стр. 188-189. IEEE, (2012)A 4mW wide bandwidth ring-based fractional-n DPLL with 1.9psrms integrated-jitter., , , , и . CICC, стр. 1-4. IEEE, (2015)A Calibration-Free Fractional-N Ring PLL Using Hybrid Phase/Current-Mode Phase Interpolation Method., , , , , , , , и . IEEE J. Solid State Circuits, 50 (4): 882-895 (2015)High Frequency Buck Converter Design Using Time-Based Control Techniques., , , , , , , , и . IEEE J. Solid State Circuits, 50 (4): 990-1001 (2015)A 5GHz Digital Fractional-N PLL Using a 1-bit Delta-Sigma Frequency-to-Digital Converter in 65 nm CMOS., , , , , , , , и . IEEE J. Solid State Circuits, 52 (9): 2306-2320 (2017)A 16mW 78dB-SNDR 10MHz-BW CT-ΔΣ ADC using residue-cancelling VCO-based quantizer., , , , , , и . ISSCC, стр. 152-154. IEEE, (2012)A 13b 315fsrms 2mW 500MS/s 1MHz bandwidth highly digital time-to-digital converter using switched ring oscillators., , , и . ISSCC, стр. 464-466. IEEE, (2012)A highly digital 0.5-to-4Gb/s 1.9mW/Gb/s serial-link transceiver using current-recycling in 90nm CMOS., , , , , , и . ISSCC, стр. 152-154. IEEE, (2011)