( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Variation-aware voltage island formation for power efficient near-threshold manycore architectures.

, , , и . ASP-DAC, стр. 304-310. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Silvano Reiser

Silvano Reiser

Silvano Villa

Silvano Möckli

Silvano Longo

 

Другие публикации лиц с тем же именем

Floorplan-aware hierarchical NoC topology with GALS interfaces., , , , , , и . ISCAS, стр. 652-655. IEEE, (2012)A security monitoring service for NoCs., , и . CODES+ISSS, стр. 197-202. ACM, (2008)Design Space Pruning and Computational Workload Splitting for Autotuning OpenCL Applications., , , и . RAPIDO, стр. 4:1-4:6. ACM, (2018)An efficient design space exploration methodology for multiprocessor SoC architectures based on response surface methods., , и . ICSAMOS, стр. 150-157. IEEE, (2008)Dynamic configuration of application-specific implicit instructions for embedded pipelined processors., , и . SAC, стр. 1509-1516. ACM, (2008)Floorplanning-aware design space exploration for application-specific hierarchical networks on-chip., , , , , , и . NoCArc@MICRO, стр. 31-36. ACM, (2011)Energy estimation and optimization of embedded VLIW processors based on instruction clustering., , , , , и . DAC, стр. 886-891. ACM, (2002)Multi-objective design space exploration of embedded systems., , и . J. Embed. Comput., 1 (3): 305-316 (2005)Multi-Accuracy Power and Performance Transaction-Level Modeling., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 26 (10): 1830-1842 (2007)DeSpErate++: An Enhanced Design Space Exploration Framework Using Predictive Simulation Scheduling., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 34 (2): 293-306 (2015)