( en | de | ru )

 

Disambiguation of "Zorian, Yervant"

Author of the publication

copydeleteadd this publication to your clipboard
Switching activity generation with automated BIST synthesis forperformance testing of interconnects.

, , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 20 (9): 1143-1158 (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Zorian, Yervant
add a person with the name Zorian, Yervant
 

Other publications of authors with the same name

Advanced ECC-Based FIT Rate Mitigation Technique for Automotive SoCs., , , , and . ITC, page 1-6. IEEE, (2018)Memory FIT Rate Mitigation Technique for Automotive SoCs., , , , , , , and . ITC, page 1-6. IEEE, (2019)Count-based BIST compaction schemes and aliasing probability computation., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 11 (6): 768-777 (1992)Effective march algorithms for testing single-order addressed memories., and . J. Electron. Test., 5 (4): 337-345 (1994)Minimal March Tests for Detection of Dynamic Faults in Random Access Memories., , and . J. Electron. Test., 23 (1): 55-74 (2007)International Test Conference in Asia (ITC-Asia) - Bridging ITC and Test Community in Asia., , , , and . ITC, page 1-4. IEEE, (2019)Guest Editors' Introduction: Design & Test of a High-Volume 3-D Stacked Graphics Processor With High-Bandwidth Memory., and . IEEE Des. Test, 34 (1): 6-7 (2017)A D&T Roundtable: Testing Mixed Logic and DRAM Chips., , , , , , , and . IEEE Des. Test Comput., 15 (2): 86-92 (1998)Guest Editors' Introduction: East Meets West., and . IEEE Des. Test Comput., 13 (1): 5-7 (1996)Guest Editor's Introduction: Advances in Infrastructure IP.. IEEE Des. Test Comput., 20 (3): 49- (2003)