( en | de | ru )

 

Disambiguation of "Cortadella, Jordi"

Author of the publication

copydeleteadd this publication to your clipboard
Automatic Generation of Synchronous Test Patterns for Asynchronous Circuits.

, , , and . DAC, page 620-625. ACM Press, (1997)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Alexander Jording

Guido Jordine

Jordi Serangeli

Jordi Serratosa

Ulrich Jordi

 

Other publications of authors with the same name

Automatic microarchitectural pipelining., , , and . DATE, page 961-964. IEEE Computer Society, (2010)RTL-Aware Dataflow-Driven Macro Placement., , , , and . DATE, page 186-191. IEEE, (2019)Time elastic digital systems and Petri Nets., and . ACSD, page 1-2. IEEE, (2008)Designing a branch target buffer for executing branches with zero time cost in a RISC processor., and . Microprocess. Microprogramming, 24 (1-5): 573-580 (1988)A mechanism for reducing the cost of branches in RISC architectures., , and . Microprocess. Microprogramming, 24 (1-5): 565-572 (1988)Scheduling in a continuous area-time design space., , and . Microprocessing and Microprogramming, 32 (1-5): 199-206 (1991)Working-zone encoding for reducing the energy in microprocessor address buses., , and . IEEE Trans. Very Large Scale Integr. Syst., 6 (4): 568-572 (1998)Buffer Placement and Sizing for High-Performance Dataflow Circuits., , , , and . ACM Trans. Reconfigurable Technol. Syst., 15 (1): 4:1-4:32 (2022)A Scheduling Strategy for Synchronous Elastic Designs., , , and . Fundam. Informaticae, 108 (1-2): 1-21 (2011)The Use of Petri Nets for the Design and Verification of Asynchronous Circuits and Systems., , , , and . Journal of Circuits, Systems, and Computers, 8 (1): 67-118 (1998)