Author of the publication

Low-Power HEVC 8-point 2-D Discrete Cosine Transform Hardware Using Adder Compressors.

, , , , , , and . NEWCAS, page 309-312. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Architectural Exploration for Energy-Efficient Fixed-Point Kalman Filter VLSI Design., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 29 (7): 1402-1415 (2021)Energy-Efficient VLSI Squarer Unit with Optimized Radix-2m Multiplication Logic., , , , and . Circuits Syst. Signal Process., 42 (2): 828-852 (February 2023)High-throughput and power-efficient hardware design for a multiple video coding standard sample interpolator., , , , , and . J. Real Time Image Process., 16 (1): 175-192 (2019)Bridging the Gap Between Voltage Over-Scaling and Joint Hardware Accelerator-Algorithm Closed-Loop., , , , and . IEEE Trans. Circuits Syst. Video Technol., 32 (1): 398-410 (2022)Boosting the Efficiency of the Harmonics Elimination VLSI Architecture by Arithmetic Approximations., , , , and . ICECS, page 1-4. IEEE, (2021)Discrete Haar Wavelet Transform Hardware Design for Energy-Efficient Image Watermarking., , , , and . ICECS 2022, page 1-4. IEEE, (2022)An Energy-Efficient StEFCal VLSI Design with Approximate Squarer and Divider Units., , , , , and . LASCAS, page 1-4. IEEE, (2023)A power-predictive environment for fast and power-aware ASIC-based FIR filter design., , , , , and . SBCCI, page 168-173. ACM, (2017)Improving the Partial Product Tree Compression on Signed Radix-2m Parallel Multipliers., , , , and . NEWCAS, page 182-185. IEEE, (2020)Low-Power HEVC 8-point 2-D Discrete Cosine Transform Hardware Using Adder Compressors., , , , , , and . NEWCAS, page 309-312. IEEE, (2018)