( en | de | ru )

 

Disambiguation of "Srikanth, Sriseshan"

Author of the publication

copydeleteadd this publication to your clipboard
Intrepydd: performance, productivity, and portability for data science application kernels.

, , , , , , and . Onward!, page 65-83. ACM, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Srikanth Karnati

Functional characterization of peroxisomes and pathological consequences of peroxisomal dysfunction in the lung. Uni Gießen, (2009)

Srikanth Perike

Srikanth Jagabathula

Srikanth Kandula

Srikanth Kudithipudi

 

Other publications of authors with the same name

Tackling memory access latency through DRAM row management., , , , and . MEMSYS, page 137-147. ACM, (2018)Superstrider associative array architecture: Approved for unlimited unclassified release: SAND2017-7089 C., , , and . HPEC, page 1-7. IEEE, (2017)Extending Moore's Law via Computationally Error-Tolerant Computing., , , , , , and . ACM Trans. Archit. Code Optim., 15 (1): 8:1-8:27 (2018)SlimSLAM: An Adaptive Runtime for Visual-Inertial Simultaneous Localization and Mapping., , , , , and . ASPLOS (3), page 900-915. ACM, (2024)The Superstrider Architecture: Integrating Logic and Memory Towards Non-Von Neumann Computing., , , and . ICRC, page 1-8. IEEE, (2017)Energy efficient architectures for irregular data streams.. Georgia Institute of Technology, Atlanta, GA, USA, (2020)base-search.net (ftgeorgiatech:oai:smartech.gatech.edu:1853/62757).Memory System Design for Ultra Low Power, Computationally Error Resilient Processor Microarchitectures., , , , , , , and . HPCA, page 696-709. IEEE Computer Society, (2018)Intrepydd: performance, productivity, and portability for data science application kernels., , , , , , and . Onward!, page 65-83. ACM, (2020)Experimental Insights from the Rogues Gallery., , , , , and . ICRC, page 80-87. IEEE, (2019)Scalable Energy-Efficient Microarchitectures With Computational Error Tolerance Via Redundant Residue Number Systems., , , , , and . IEEE Trans. Computers, 71 (3): 613-627 (2022)