Author of the publication

Scalable Energy-Efficient Microarchitectures With Computational Error Tolerance Via Redundant Residue Number Systems.

, , , , , and . IEEE Trans. Computers, 71 (3): 613-627 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Exploring Chapel Productivity Using Some Graph Algorithms., , , , , and . IPDPS Workshops, page 672. IEEE, (2020)An Idealistic Neuro-PPM Branch Predictor., , , , and . J. Instruction-Level Parallelism, (2007)A statistical performance model of the opteron processor., , and . SIGMETRICS Perform. Evaluation Rev., 38 (4): 75-80 (2011)A Performance Analysis of Phantom-Cell Adaptive Mesh Refinement on CPUs and GPUs., , , and . J. Comput. Inf. Sci. Eng., (2021)MetaStrider: Architectures for Scalable Memory-centric Reduction of Sparse Data Streams., , , , , and . ACM Trans. Archit. Code Optim., 16 (4): 35:1-35:26 (2020)SortCache: Intelligent Cache Management for Accelerating Sparse Data Workloads., , , , and . ACM Trans. Archit. Code Optim., 18 (4): 56:1-56:24 (2021)StAdHyTM: A Statically Adaptive Hybrid Transactional Memory: A scalability study on large parallel graphs., , and . CCWC, page 1-7. IEEE, (2017)Compiler-Directed Functional Unit Shutdown for Microarchitecture Power Optimization., , and . IPCCC, page 372-379. IEEE Computer Society, (2007)Superstrider associative array architecture: Approved for unlimited unclassified release: SAND2017-7089 C., , , and . HPEC, page 1-7. IEEE, (2017)DyAdHyTM: A Low Overhead Dynamically Adaptive Hybrid Transactional Memory on Big Data Graphs., , and . CoRR, (2017)