( en | de | ru )

 

Disambiguation of "Fan, Dongrui"

Author of the publication

copydeleteadd this publication to your clipboard
Characterization and Implementation of Radar System Applications on a Reconfigurable Dataflow Architecture.

, , , , , , , , and . IEEE Comput. Archit. Lett., 21 (2): 121-124 (July 2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dongrui Deng

Hua Fan

Fan Zhang

Fan Dai

Min Fan

 

Other publications of authors with the same name

Scalable and efficient graph traversal on high-throughput cluster., , , , , and . CCF Trans. High Perform. Comput., 3 (1): 101-113 (2021)Rethinking Efficiency and Redundancy in Training Large-scale Graphs., , , , , , and . CoRR, (2022)Characterization and Implementation of Radar System Applications on a Reconfigurable Dataflow Architecture., , , , , , , , and . IEEE Comput. Archit. Lett., 21 (2): 121-124 (July 2022)Hardware Acceleration for GCNs via Bidirectional Fusion., , , , , , , and . IEEE Comput. Archit. Lett., 20 (1): 66-69 (2021)BSR-TC: Adaptively Sampling for Accurate Triangle Counting over Evolving Graph Streams., , , , , and . Int. J. Softw. Eng. Knowl. Eng., 31 (11&12): 1561-1581 (2021)CRAT: Enabling Coordinated Register Allocation and Thread-Level Parallelism Optimization for GPUs., , , , , , and . IEEE Trans. Computers, 67 (6): 890-897 (2018)An Evolutionary Technique for Performance-Energy-Temperature Optimized Scheduling of Parallel Tasks on Multi-Core Processors., , and . IEEE Trans. Parallel Distributed Syst., 27 (3): 668-681 (2016)Accelerating Convolutional Neural Networks by Exploiting the Sparsity of Output Activation., , , , , , , , , and 2 other author(s). IEEE Trans. Parallel Distributed Syst., 34 (12): 3253-3265 (December 2023)A Survey of Graph Pre-processing Methods: From Algorithmic to Hardware Perspectives., , , , , , and . CoRR, (2023)Enabling coordinated register allocation and thread-level parallelism optimization for GPUs., , , , , , and . MICRO, page 395-406. ACM, (2015)