( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
CA-BIST for Asynchronous Circuits: A Case Study on the RAPPID Asynchronous Instruction Length Decoder.

, , , , и . ASYNC, стр. 62-72. IEEE Computer Society, (2000)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Rajesh Saiju

Hybrid Power System Modelling - Simulation and Energy Management Unit Development. Uni Kassel, (2008)

Rajesh Chitta

Rajesh Saiju

Rajesh Narasimha

Rajesh Kolli

 

Другие публикации лиц с тем же именем

Distributed Diagnosis of Interconnections in SoC and MCM Designs., , и . J. Electron. Test., 20 (3): 291-307 (2004)DFX of a 3rd Generation, 16-core/32-thread UltraSPARC- CMT Microprocessor., , , , , , и . ITC, стр. 1-10. IEEE Computer Society, (2008)A distributed BIST technique for diagnosis of MCM interconnections., , и . ITC, стр. 214-221. IEEE Computer Society, (1998)Single-probe traversal optimization for testing of MCM substrate interconnections., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 18 (8): 1178-1191 (1999)Synthesis of BIST hardware for performance testing of MCM interconnections., , и . ICCAD, стр. 69-73. ACM / IEEE Computer Society, (1998)A Scalable, Low Cost Design-for-Test Architecture for UltraSPARCTM Chip Multi-Processors., , , , и . ITC, стр. 726-735. IEEE Computer Society, (2002)Switching activity generation with automated BIST synthesis forperformance testing of interconnects., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 20 (9): 1143-1158 (2001)CA-BIST for Asynchronous Circuits: A Case Study on the RAPPID Asynchronous Instruction Length Decoder., , , , и . ASYNC, стр. 62-72. IEEE Computer Society, (2000)Optimal single probe traversal algorithm for testing of MCM substrat., , и . ICCD, стр. 396-401. IEEE Computer Society, (1996)