( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Routing-Aware Incremental Timing-Driven Placement.

, , , , , , , и . ISVLSI, стр. 290-295. IEEE Computer Society, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Andrew A Dzirkalis

Andrew Lee

Andrew Singer

Andrew Torda

Andrew Cato

 

Другие публикации лиц с тем же именем

FPGA technology mapping with encoded libraries andstaged priority cuts., , , , и . FPGA, стр. 143-150. ACM, (2009)Improving Timing-Driven FPGA Packing With Physical Information., , и . FPL, стр. 117-123. IEEE, (2007)ICCAD-2017 CAD contest in multi-deck standard cell legalization and benchmarks., , , и . ICCAD, стр. 867-871. IEEE, (2017)Power minimisation during field programmable gate array placement., , , , , , и . IET Comput. Digit. Tech., 4 (3): 170-183 (2010)FPGA Power Reduction by Guarded Evaluation Considering Logic Architecture., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 31 (9): 1305-1318 (2012)An FPGA Implementation of a Timing-Error Tolerant Discrete Cosine Transform (Abstract Only)., , , и . FPGA, стр. 266. ACM, (2015)Eh?Placer: A High-Performance Modern Technology-Driven Placer., , , , и . ACM Trans. Design Autom. Electr. Syst., 21 (3): 37:1-37:27 (2016)Mixed-size placement via line search., и . ICCAD, стр. 899-904. IEEE Computer Society, (2005)Engineering details of a stable force-directed placer., , и . ICCAD, стр. 573-580. IEEE Computer Society / ACM, (2004)A Fast, Robust Network Flow-based Standard-Cell Legalization Method for Minimizing Maximum Movement., , , и . ISPD, стр. 141-148. ACM, (2017)