( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A 95.6-TOPS/W Deep Learning Inference Accelerator With Per-Vector Scaled 4-bit Quantization in 5 nm.

, , , , , , , , и . IEEE J. Solid State Circuits, 58 (4): 1129-1141 (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Venkatesan Guruswami

Chandrasekara Venkatesan

Radhika Venkatesan

Aravind Venkatesan

Venkatesan Guruswami

 

Другие публикации лиц с тем же именем

Enabling and Accelerating Dynamic Vision Transformer Inference for Real-Time Applications., , , , и . CoRR, (2022)STAxCache: An approximate, energy efficient STT-MRAM cache., , , , , и . DATE, стр. 356-361. IEEE, (2017)A 17-95.6 TOPS/W Deep Learning Inference Accelerator with Per-Vector Scaled 4-bit Quantization for Transformers in 5nm., , , , , , , и . VLSI Technology and Circuits, стр. 16-17. IEEE, (2022)Reading spin-torque memory with spin-torque sensors., , , , и . NANOARCH, стр. 40-41. IEEE Computer Society, (2013)A 0.11 PJ/OP, 0.32-128 Tops, Scalable Multi-Chip-Module-Based Deep Neural Network Accelerator Designed with A High-Productivity vlsi Methodology., , , , , , , , , и 7 other автор(ы). Hot Chips Symposium, стр. 1-24. IEEE, (2019)VS-Quant: Per-vector Scaled Quantization for Accurate Low-Precision Neural Network Inference., , , , , и . MLSys, mlsys.org, (2021)A 95.6-TOPS/W Deep Learning Inference Accelerator With Per-Vector Scaled 4-bit Quantization in 5 nm., , , , , , , , и . IEEE J. Solid State Circuits, 58 (4): 1129-1141 (2023)Asymmetric Underlapped FinFETs for Near- and Super-Threshold Logic at Sub-10nm Technology Nodes., , , и . ACM J. Emerg. Technol. Comput. Syst., 13 (2): 23:1-23:22 (2016)Spin-Transfer Torque Memories: Devices, Circuits, and Systems., , , , , и . Proc. IEEE, 104 (7): 1449-1488 (2016)Cache Design with Domain Wall Memory., , , , , , и . IEEE Trans. Computers, 65 (4): 1010-1024 (2016)