( en | de | ru )

 

Disambiguation of "Tehranipoor, Mohammad"

Author of the publication

copydeleteadd this publication to your clipboard
Low-cost diagnostic pattern generation and evaluation procedures for noise-related failures.

, , and . VTS, page 309-314. IEEE Computer Society, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Mohammad Mohammad

Mohammad Sadeghi

Metallogenic modeling and mineral potential mapping in the Takab district, NW Iran. Uni Halle-Wittenberg, (2009)

Mohammad Reza Mohammad Khorasani

Mohammad Mohammady

Mohammad Behechtnejad

 

Other publications of authors with the same name

Detection of trojans using a combined ring oscillator network and off-chip transient power analysis., , and . JETC, 9 (3): 25:1-25:20 (2013)Evaluating area and performance of hybrid FPGAs with nanoscale clusters and CMOS routing., and . JETC, 3 (3): 15 (2007)TSUNAMI: a light-weight on-chip structure for measuring timing uncertainty induced by noise during functional and test operations., and . ACM Great Lakes Symposium on VLSI, page 183-188. ACM, (2012)Ensuring Power-Safe Application of Test Patterns Using an Effective Gating Approach Considering Current Limits., , and . J. Low Power Electron., 8 (2): 235-247 (2012)A Comprehensive Analysis of Transition Fault Coverage and Test Power Dissipation for Launch-Off-Shift and Launch-Off-Capture Schemes., , , , , , , , and . J. Low Power Electron., 6 (2): 359-374 (2010)Built-In Self-Test and Recovery Procedures for Molecular Electronics-Based Nanofabrics., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 26 (5): 943-958 (2007)Trustworthy Hardware: Identifying and Classifying Hardware Trojans., , , and . Computer, 43 (10): 39-46 (2010)Improving Transition Delay Test Using a Hybrid Method., and . IEEE Des. Test Comput., 23 (5): 402-412 (2006)Case Study: Efficient SDD test generation for very large integrated circuits., , , , and . VTS, page 78-83. IEEE Computer Society, (2011)A new hybrid FPGA with nanoscale clusters and CMOS routing., and . DAC, page 727-730. ACM, (2006)