( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Low-cost diagnostic pattern generation and evaluation procedures for noise-related failures.

, , и . VTS, стр. 309-314. IEEE Computer Society, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Mohammad Mohammad

Mohammad Sadeghi

Metallogenic modeling and mineral potential mapping in the Takab district, NW Iran. Uni Halle-Wittenberg, (2009)

Mohammad Reza Mohammad Khorasani

Mohammad Mehrjouei

Mohammad Djassemi

 

Другие публикации лиц с тем же именем

Evaluating area and performance of hybrid FPGAs with nanoscale clusters and CMOS routing., и . JETC, 3 (3): 15 (2007)Detection of trojans using a combined ring oscillator network and off-chip transient power analysis., , и . JETC, 9 (3): 25:1-25:20 (2013)A new hybrid FPGA with nanoscale clusters and CMOS routing., и . DAC, стр. 727-730. ACM, (2006)TSUNAMI: a light-weight on-chip structure for measuring timing uncertainty induced by noise during functional and test operations., и . ACM Great Lakes Symposium on VLSI, стр. 183-188. ACM, (2012)Improving Transition Delay Test Using a Hybrid Method., и . IEEE Des. Test Comput., 23 (5): 402-412 (2006)Ensuring Power-Safe Application of Test Patterns Using an Effective Gating Approach Considering Current Limits., , и . J. Low Power Electron., 8 (2): 235-247 (2012)A Comprehensive Analysis of Transition Fault Coverage and Test Power Dissipation for Launch-Off-Shift and Launch-Off-Capture Schemes., , , , , , , , и . J. Low Power Electron., 6 (2): 359-374 (2010)Trustworthy Hardware: Identifying and Classifying Hardware Trojans., , , и . Computer, 43 (10): 39-46 (2010)Case Study: Efficient SDD test generation for very large integrated circuits., , , , и . VTS, стр. 78-83. IEEE Computer Society, (2011)Built-In Self-Test and Recovery Procedures for Molecular Electronics-Based Nanofabrics., и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 26 (5): 943-958 (2007)