( en | de | ru )

 

Disambiguation of "Schumacher, Paul"

Author of the publication

copydeleteadd this publication to your clipboard
Do red edge and texture attributes from high-resolution satellite data improve wood volume estimation in a semi-arid mountainous region?

, , , , , , and . Remote Sensing, 8 (7): 540 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Paul Schumacher

Paul Schumacher

Paul-Emile Schumacher

Uwe Schumacher

David Schumacher

 

Other publications of authors with the same name

Fast and accurate resource estimation of RTL-based designs targeting FPGAS., and . FPL, page 59-64. IEEE, (2008)Fast RTL Power Estimation for FPGA Designs., , , , and . FPL, page 343-348. IEEE Computer Society, (2011)Memory Efficient Design of an MPEG-4 Video Encoder for FPGAs., , , , and . FPL, page 391-396. IEEE, (2005)High-Level Algorithmic Complexity Analysis for the Implementation of a Motion-JPEG2000 Encoder., , , and . PATMOS, volume 2799 of Lecture Notes in Computer Science, page 440-450. Springer, (2003)An efficient JPEG2000 tier-1 coder hardware implementation for real-time video processing.. IEEE Trans. Consumer Electronics, 49 (4): 780-786 (2003)A Software/Hardware Platform for Rapid Prototyping of Video and Multimedia Designs., , , and . IWSOC, page 30-33. IEEE Computer Society, (2005)Communication Primitives Driven Hardware Design and Test Methodology Applied on Complex Video Applications., , , , and . IEEE International Workshop on Rapid System Prototyping, page 246-249. IEEE Computer Society, (2005)A Virtual Socket Framework for Rapid Emulation of Video and Multimedia Designs., , , and . ICME, page 872-875. IEEE Computer Society, (2005)A Single Program Multiple Data Parallel Processing Platform for FPGAs., , and . FCCM, page 302-303. IEEE Computer Society, (2004)Implementation of a Single Chip, Pipelined, Complex, One-Dimensional Fast FourierTransform in 0.25 mu m BulkCMOS., , , , and . ASAP, page 335-343. IEEE Computer Society, (2002)