( en | de | ru )

 

Disambiguation of "Vanthournout, Bart"

Author of the publication

copydeleteadd this publication to your clipboard
Optimized Communication Architecture of MPSoCs with a Hardware Scheduler: A System-Level Analysis.

, , , , , , and . Int. J. Embed. Real Time Commun. Syst., 2 (3): 1-20 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Bart Cramer

Bart Maris

Bart Kersbergen

Bart Riel

Bart Geurts

 

Other publications of authors with the same name

Synthesis of pipelined DSP accelerators with dynamic scheduling., , , and . ISSS, page 72-77. ACM, (1995)Application-aware spinlock control using a hardware scheduler in MPSoC platforms., , , , , , and . ISSoC, page 1-6. IEEE, (2012)Optimized communication architecture of MPSoCs with a hardware scheduler: A system view., , , , , , and . SoC, page 163-168. IEEE, (2010)Optimized Communication Architecture of MPSoCs with a Hardware Scheduler: A System-Level Analysis., , , , , , and . Int. J. Embed. Real Time Commun. Syst., 2 (3): 1-20 (2011)An Overview of Open SystemC Initiative Standards Development., , , , and . IEEE Des. Test Comput., 29 (2): 14-22 (2012)A Modular Simulation Framework for Spatial and Temporal Task Mapping onto Multi-Processor SoC Platforms., , , , , , and . DATE, page 876-881. IEEE Computer Society, (2005)Task management in MPSoCs: An ASIP approach., , , , , and . ICCAD, page 587-594. ACM, (2009)Parallel paradigms and run-time management techniques for many-core architectures: the 2PARMA approach., , , , , , , , , and 17 other author(s). INA-OCMC@HiPEAC, page 39-42. ACM, (2012)