( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Near-optimal and scalable intrasignal in-place optimization for non-overlapping and irregular access schemes.

, , , и . ACM Trans. Design Autom. Electr. Syst., 19 (1): 4:1-4:30 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Vasilios Trakas

Vasilios Katos

Vasilios Gemenetzis

Vasilios Zorkadis

Vasilios Darlagiannis

 

Другие публикации лиц с тем же именем

On the exploitation of a high-throughput SHA-256 FPGA design for HMAC., , , , и . ACM Trans. Reconfigurable Technol. Syst., 5 (1): 2:1-2:28 (2012)A methodology correlating code optimizations with data memory accesses, execution time and energy consumption., и . J. Supercomput., 75 (10): 6710-6745 (2019)Array Size Computation under Uniform Overlapping and Irregular Accesses., , , и . ACM Trans. Design Autom. Electr. Syst., 21 (2): 22:1-22:35 (2016)Near-Optimal Microprocessor and Accelerators Codesign with Latency and Throughput Constraints., , , , и . ACM Trans. Archit. Code Optim., 10 (2): 6:1-6:25 (2013)A methodology for speeding up loop kernels by exploiting the software information and the memory architecture., , и . Comput. Lang. Syst. Struct., (2015)Near-optimal and scalable intrasignal in-place optimization for non-overlapping and irregular access schemes., , , и . ACM Trans. Design Autom. Electr. Syst., 19 (1): 4:1-4:30 (2013)Workflow simulation and multi-threading aware task scheduling for heterogeneous computing., и . J. Parallel Distributed Comput., (2022)A Practical Approach for Employing Tensor Train Decomposition in Edge Devices., , , и . Int. J. Parallel Program., 52 (1): 20-39 (апреля 2024)Workflow Simulation Aware and Multi-threading Effective Task Scheduling for Heterogeneous Computing., и . HiPC, стр. 215-224. IEEE, (2018)Cache Partitioning + Loop Tiling: A Methodology for Effective Shared Cache Management., , и . ISVLSI, стр. 477-482. IEEE Computer Society, (2017)