( en | de | ru )

 

Disambiguation of "Mahor, Vikas"

Author of the publication

copydeleteadd this publication to your clipboard
A Process Variation Tolerant Low Contention Keeper Design for Wide Fan-In Dynamic OR Gate.

, , and . ISED, page 151-153. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Vikas Kumar

Vikas Madan

Vikas Mehrotra

Vikas Ramachandra

Vikas Sharma

 

Other publications of authors with the same name

Low Leakage and Highly Noise Immune FinFET-Based Wide Fan-In Dynamic Logic Design., and . Journal of Circuits, Systems, and Computers, 24 (5): 1550073:1-1550073:20 (2015)FinFET-Based Low Power Address Decoder under Process Variation., , , and . iNIS, page 274-277. IEEE, (2016)A Highly Accurate Fire Detection Method Using Discriminate Method., , and . ICACCI, page 1184-1189. IEEE, (2018)Low Stand-By Power and Process Variation Tolerant FinFET Based SRAM Cell., , , and . iNIS, page 268-273. IEEE, (2016)Novel NBTI Aware Approach for Low Power FinFET Based Wide Fan-In Domino Logic., and . J. Low Power Electron., 11 (2): 225-235 (2015)Image Filtering with Iterative Wavelet Transform Based Compression., , and . ICACDS (2), volume 1046 of Communications in Computer and Information Science, page 250-262. Springer, (2019)A State-of-the-Art Current Mirror-Based Reliable Wide Fan-in FinFET Domino OR Gate Design., and . CSSP, 37 (2): 475-499 (2018)An Aging-Aware Reliable FinFET-Based Low-Power 32-Word \(\) 32-bit Register File., and . CSSP, 36 (12): 4789-4808 (2017)A Process Variation Tolerant Low Contention Keeper Design for Wide Fan-In Dynamic OR Gate., , and . ISED, page 151-153. IEEE, (2012)Novel Ultra Low Leakage FinFET Based SRAM Cell., , and . iNIS, page 89-92. IEEE, (2016)