( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Leakage-Aware Interconnect for On-Chip Network

, , , и . CoRR, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

P Narayanan

Hermine Narayanan

Vidya Narayanan

Narayanan Radhakrishnan

Narayanan Sundaram

 

Другие публикации лиц с тем же именем

A Monolithic-3D SRAM Design with Enhanced Robustness and In-Memory Computation Support., , , , , , , , , и 3 other автор(ы). ISLPED, стр. 34:1-34:6. ACM, (2018)A reconfigurable platform for the design and verification of domain-specific accelerators., , , и . ASP-DAC, стр. 108-113. IEEE, (2012)Going Vertical: The Future of Electronics.. IEEE Micro, 39 (6): 6-7 (2019)Clone Detection in Sensor Networks with Ad Hoc and Grid Topologies., , , , и . IJDSN, 5 (3): 209-223 (2009)A hardware accelerated multilevel visual classifier for embedded visual-assist systems., , , , и . ICCAD, стр. 96-100. IEEE, (2014)A scalable architecture for multi-class visual object detection., , , , и . FPL, стр. 1-8. IEEE, (2015)An integer linear programming-based tool for wireless sensor networks., , , и . J. Parallel Distributed Comput., 65 (3): 247-260 (2005)Managing Leakage Energy in Cache Hierarchies., , , , , , и . J. Instruction-Level Parallelism, (2003)A clock power model to evaluate impact of architectural and technology optimizations., , и . IEEE Trans. Very Large Scale Integr. Syst., 10 (6): 844-855 (2002)Design considerations for databus charge recovery., , , и . IEEE Trans. Very Large Scale Integr. Syst., 9 (1): 104-106 (2001)