( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Memristive Device Based Circuits for Computation-in-Memory Architectures.

, , , , и . ISCAS, стр. 1-5. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Walter Wong

Limsoon Wong

Wei-chwen Wong

Yu Man James Wong

Hoi-Ming Wong

 

Другие публикации лиц с тем же именем

Configurable, low-power design for inverse integer transform in H.264/AVC., , и . FIT, стр. 32. ACM, (2010)Machine Learning-Based Processor Adaptability Targeting Energy, Performance, and Reliability., , , , и . ISVLSI, стр. 158-163. IEEE, (2019)A Case for Genome Analysis Where Genomes Reside., , и . SAMOS, том 14385 из Lecture Notes in Computer Science, стр. 453-458. Springer, (2023)MNEMOSENE: Tile Architecture and Simulator for Memristor-based Computation-in-memory., , , , , , , , и . ACM J. Emerg. Technol. Comput. Syst., 18 (3): 44:1-44:24 (2022)A just-in-time modulo scheduling for virtual coarse-grained reconfigurable architectures., , , , , и . ICSAMOS, стр. 188-195. IEEE, (2013)Systematic Customization of On-Chip Crossbar Interconnects., , , и . ARC, том 4419 из Lecture Notes in Computer Science, стр. 61-72. Springer, (2007)A run-time graph-based Polynomial Placement and routing algorithm for virtual FPGAS., , , , , и . FPL, стр. 1-8. IEEE, (2013)Customizing Reconfigurable On-Chip Crossbar Scheduler., , , и . ASAP, стр. 210-215. IEEE Computer Society, (2007)A Low-Cost BRAM-Based Function Reuse for Configurable Soft-Core Processors in FPGAs., , , , , , и . ARC, том 10824 из Lecture Notes in Computer Science, стр. 499-510. Springer, (2018)A high-throughput, area-efficient hardware accelerator for adaptive deblocking filter in H.264/AVC., , , и . ESTIMedia, стр. 18-27. IEEE Computer Society, (2009)