( en | de | ru )

 

Disambiguation of "Kim, Chris H."

Author of the publication

copydeleteadd this publication to your clipboard
A forward body-biased low-leakage SRAM cache: device and architecture considerations.

, , , and . ISLPED, page 6-9. ACM, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Nam-h Kim

Nam-h Kim

Chris H J F Eigkemans

Ki-h ng Kim

Ch ng-h Kim

 

Other publications of authors with the same name

A logic-compatible embedded flash memory featuring a multi-story high voltage switch and a selective refresh scheme., , and . VLSIC, page 130-131. IEEE, (2012)A Time-Based Intra-Memory Computing Graph Processor Featuring A* Wavefront Expansion and 2-D Gradient Control., , and . IEEE J. Solid State Circuits, 56 (7): 2281-2290 (2021)Circuit Design and Modeling Techniques for Enhancing the Clock-Data Compensation Effect Under Resonant Supply Noise., , and . IEEE J. Solid State Circuits, 45 (10): 2130-2141 (2010)A Probabilistic Compute Fabric Based on Coupled Ring Oscillators for Solving Combinatorial Optimization Problems., , , and . IEEE J. Solid State Circuits, 56 (9): 2870-2880 (2021)Sleep Transistor Sizing and Adaptive Control for Supply Noise Minimization Considering Resonance., , , and . IEEE Trans. Very Large Scale Integr. Syst., 17 (9): 1203-1211 (2009)A 32Gb/s Time-Based PAM-4 Transceiver for High-Speed DRAM Interfaces With In-Situ Channel Loss and Bit-Error-Rate Monitors., and . IEEE Trans. Circuits Syst. I Regul. Pap., 69 (5): 1943-1951 (2022)Neuro-Symbolic Computing: Advancements and Challenges in Hardware-Software Co-Design., , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 71 (3): 1683-1689 (March 2024)Guest editors' introduction: Nanoscale Memories Pose Unique Challenges., and . IEEE Des. Test Comput., 28 (1): 6-8 (2011)Silicon Odometer: An On-Chip Reliability Monitor for Measuring Frequency Degradation of Digital Circuits., , and . IEEE J. Solid State Circuits, 43 (4): 874-880 (2008)A 2.1 pJ/bit, 8 Gb/s Ultra-Low Power In-Package Serial Link Featuring a Time-based Front-end and a Digital Equalizer., , , and . A-SSCC, page 187-190. IEEE, (2018)