Author of the publication

An efficient VLSI architecture of speeded-up robust feature extraction for high resolution and high frame rate video.

, , , , , and . Sci. China Inf. Sci., 56 (7): 1-14 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A reconfigurable multi-processor SoC for media applications., , , , , and . ISCAS, page 2011-2014. IEEE, (2010)Reliability Evaluation of Phased-Mission Systems Using Stochastic Computation., , , and . IEEE Trans. Reliability, 65 (3): 1612-1623 (2016)An efficient hardware design for cerebellar models using approximate circuits: special session paper., , and . CODES+ISSS, page 31:1-31:2. ACM, (2017)Massive MIMO Detection Algorithm and VLSI Architecture, , and . Springer, (2019)Constructing Concurrent Data Structures on FPGA with Channels., , , , and . FPGA, page 172-177. ACM, (2019)Reconfigurable Architecture for Neural Approximation in Multimedia Computing., , , , and . IEEE Trans. Circuits Syst. Video Techn., 29 (3): 892-906 (2019)Efficient memory partitioning for parallel data access in multidimensional arrays., , , , and . DAC, page 160:1-160:6. ACM, (2015)An efficient VLSI architecture of speeded-up robust feature extraction for high resolution and high frame rate video., , , , , and . Sci. China Inf. Sci., 56 (7): 1-14 (2013)Reliability-aware mapping for various NoC topologies and routing algorithms under performance constraints., , , , , and . Sci. China Inf. Sci., 58 (8): 1-14 (2015)MapReduce inspired loop mapping for coarse-grained reconfigurable architecture., , , and . Sci. China Inf. Sci., 57 (12): 1-14 (2014)