( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Asymmetric aging of clock networks in power efficient designs.

, , , , и . ISQED, стр. 484-486. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Eduardo Cano

Daniel Cano

Juan Cano

Guillaume Cano

José Cano

 

Другие публикации лиц с тем же именем

A Practical Approach to Static Signal Electromigration Analysis., , , и . DAC, стр. 572-577. ACM Press, (1998)Benchmarks for Interconnect Parasitic Resistance and Capacitance., , , , , , , и . ISQED, стр. 163-168. IEEE Computer Society, (2003)Asymmetric aging of clock networks in power efficient designs., , , , и . ISQED, стр. 484-486. IEEE, (2014)Asymmetric Aging: Introduction and Solution for Power-Managed Mixed-Signal SoCs., , , и . IEEE Trans. Very Large Scale Integr. Syst., 22 (3): 691-695 (2014)Performance and Reliability Verification of C6201/C6701 Digital Signal Processors., , , и . ICCD, стр. 521-. IEEE Computer Society, (1999)A Practical Approach to Crosstalk Noise Verification of Static CMOS Designs., , , , и . VLSI Design, стр. 370-375. IEEE Computer Society, (2000)Chip-Level Verification for Parasitic Coupling Effects in Deep-Submicron Digital Designs., , , , , и . DATE, стр. 658-663. IEEE Computer Society / ACM, (1999)2.6 A 16nm 3.5B+ Transistor >14TOPS 2-to-10W Multicore SoC Platform for Automotive and Embedded Applications with Integrated Safety MCU, 512b Vector VLIW DSP, Embedded Vision and Imaging Acceleration., , , , , , , , , и 27 other автор(ы). ISSCC, стр. 52-54. IEEE, (2020)Enabling DIR(Designing-In-Reliability) through CAD Capabilities., , , , , , , и . ISQED, стр. 151-156. IEEE Computer Society, (2000)