Author of the publication

Successive approximation time-to-digital converter based on vernier charging method.

, , , and . IEICE Electron. Express, 11 (1): 20130885 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Successive approximation time-to-digital converter based on vernier charging method., , , and . IEICE Electron. Express, 11 (1): 20130885 (2014)A Computationally Efficient Reconfigurable FIR Filter Architecture Based on Coefficient Occurrence Probability., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 35 (8): 1297-1308 (2016)A Multiphase DLL With a Novel Fast-Locking Fine-Code Time-to-Digital Converter., , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 23 (11): 2680-2684 (2015)Design, measurement and analysis of CMOS polysilicon TFT operational amplifiers., , , and . IEEE J. Solid State Circuits, 29 (6): 727-732 (June 1994)A Sub-1 V Temperature-Insensitive-PSR Bandgap Reference with Complementary Loop Locking., , , , and . J. Circuits Syst. Comput., 28 (3): 1950047:1-1950047:15 (2019)A Range-Extended and Area-Efficient Time-to-Digital Converter Utilizing Ring-Tapped Delay Line., , , , , and . IEICE Trans. Electron., 96-C (9): 1184-1194 (2013)Overview: Emerging technologies on giga-scale FPGA implementat.. ISCAS, page 1428-1431. IEEE, (2010)High-order reconfigurable FIR filter design based on statistical analysis of CSD coefficients., , , , , and . FPT, page 402-405. IEEE, (2013)