Author of the publication

A scalable priority queue manager architecture for output-buffered ATM switches.

, and . ICCCN, page 154-160. IEEE, (1999)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Terabit Multiservice Switch.. IEEE Micro, 21 (1): 58-70 (2001)Optimizing average-case delay in technology mapping of burst-mode circuits., , and . ASYNC, page 244-260. IEEE Computer Society, (1996)A heuristic covering technique for optimizing average-case delay in the technology mapping of asynchronous burst-mode circuits., , and . EURO-DAC, page 284-289. IEEE Computer Society Press, (1996)Optimal Clocking and Enhanced Testability for High-Performance Self-Resetting Domino Pipelines., and . ARVLSI, page 200-214. IEEE Computer Society, (1999)A self-timed real-time sorting network., , , , and . ICCD, page 427-434. IEEE Computer Society, (1998)Pausible clocking-based heterogeneous systems., and . IEEE Trans. Very Large Scale Integr. Syst., 7 (4): 482-488 (1999)An asynchronous instruction length decoder., , , , , , , , and . IEEE J. Solid State Circuits, 36 (2): 217-228 (2001)The design and verification of a high-performance low-control-overhead asynchronous differential equation solver., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 6 (4): 643-655 (1998)Timing Analysis of Extended Burst-Mode Circuits., , , and . ASYNC, page 101-111. IEEE Computer Society, (1997)Recent Advances in Asynchronous Design Methodologies.. ASP-DAC, page 253-. IEEE Computer Society, (1999)