( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Minimum Density Interconneciton Trees.

, , , , и . ISCAS, стр. 1865-1868. IEEE, (1993)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Günther Alpert

Christian Alpert

Thomas Alpert

Hansgünther Alpert

Charles von J Russ

 

Другие публикации лиц с тем же именем

Mountain-mover: An intuitive logic shifting heuristic for improving timing slack violating paths., , , , и . ASP-DAC, стр. 350-355. IEEE, (2013)Multilevel Circuit Partitioning., , и . DAC, стр. 530-533. ACM Press, (1997)Simultaneous driver sizing and buffer insertion using a delay penalty estimation technique., , , , , , и . ISPD, стр. 104-109. ACM, (2002)A semi-persistent clustering technique for VLSI circuit placement., , , , и . ISPD, стр. 200-207. ACM, (2005)A fast algorithm for identifying good buffer insertion candidate locations., , и . ISPD, стр. 47-52. ACM, (2004)GLARE: global and local wiring aware routability evaluation., , , , , , , , , и . DAC, стр. 768-773. ACM, (2012)Spectral partitioning: The more eigenvectors, the better, , и . Proc. ACM/IEEE Design Automation Conf, стр. 195--200. (1995)Methodology for Standard Cell Compliance and Detailed Placement for Triple Patterning Lithography., , , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 34 (5): 726-739 (2015)Accurate estimation of global buffer delay within a floorplan., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (6): 1140-1145 (2006)Optimal path routing in single- and multiple-clock domain systems., и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 22 (11): 1580-1588 (2003)