From post

High throughput VLSI architecture for multiresolution integer motion estimation in high definition AVS video encoder.

, , , , и . VCIP, том 7744 из SPIE Proceedings, стр. 77441W. SPIE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Lossless image compression algorithm and hardware architecture for bandwidth reduction of external memory., , , и . IET Image Processing, 11 (6): 379-388 (2017)Motion Vector Smoothing for True Motion Estimation., , , , и . ICASSP (2), стр. 241-244. IEEE, (2006)A Fast Zero-Quantized Percentage Model for Video Coding with RDO Quantization., , и . PCM (3), том 11166 из Lecture Notes in Computer Science, стр. 761-771. Springer, (2018)A hardware-efficient architecture for multi-resolution motion estimation using fully reconfigurable processing element array., , , , и . ICME, стр. 1-6. IEEE Computer Society, (2011)VLSI friendly me search window buffer structure optimization and algorithm verification for high definition H.264/AVS video encoder., , , и . ICME, стр. 1098-1101. IEEE, (2009)An Efficient Lossless Image Compression Algorithm for External Memory Bandwidth Saving., и . DCC, стр. 435. IEEE, (2014)High throughput VLSI architecture for multiresolution integer motion estimation in high definition AVS video encoder., , , , и . VCIP, том 7744 из SPIE Proceedings, стр. 77441W. SPIE, (2010)A Regular VLSI Architecture of Motion Vector Prediction for Multiple-Standard MPEG-Like Video Codec., , , и . J. Signal Process. Syst., 76 (1): 47-62 (2014)A practical consistent-quality two-pass VBR video coding algorithm for digital storage application., , , и . IEEE Trans. Consumer Electronics, 50 (4): 1142-1150 (2004)Adaptive integer-precision Lagrange multiplier selection for high performance AVS video coding., , , и . VCIP, стр. 1-4. IEEE, (2011)