( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A performance-driven circuit bipartitioning algorithm for multi-FPGA implementation with time-multiplexed I/Os.

, , , и . FPT, стр. 361-364. IEEE, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Masato Ishizaki

Masato Ikuta

Daniele Masato

 

Другие публикации лиц с тем же именем

An efficient FPGA implementation of Mahalanobis distance-based outlier detection for streaming data., , , и . FPT, стр. 257-260. IEEE, (2016)A Multithreaded Parallel Global Routing Method with Overlapped Routing Regions., , , и . DSD, стр. 591-597. IEEE Computer Society, (2013)ILP-based optimization of time-multiplexed I/O assignment for multi-FPGA systems., , , и . ISCAS, стр. 1800-1803. IEEE, (2008)An Area Efficient Regular Expression Matching Engine Using Partial Reconfiguration for Quick Pattern Updating., , , и . IPSJ Trans. Syst. LSI Des. Methodol., (2014)A performance-driven circuit bipartitioning algorithm for multi-FPGA implementation with time-multiplexed I/Os., , , и . FPT, стр. 361-364. IEEE, (2006)An Approximate Nearest Neighbor Search Algorithm Using Distance-Based Hashing., , , и . DEXA (2), том 11030 из Lecture Notes in Computer Science, стр. 203-213. Springer, (2018)Globally Optimal Time-multiplexing of Inter-FPGA Connections for Multi-FPGA Prototyping Systems., , и . IPSJ Trans. Syst. LSI Des. Methodol., (2010)Optimal Time-Multiplexing in Inter-FPGA Connections for Accelerating Multi-FPGA Prototyping Systems., , , и . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 91-A (12): 3539-3547 (2008)EDA Environment for Evaluating a New Switch-Block-Free Reconfigurable Architecture., , , , , и . ReConFig, стр. 448-454. IEEE Computer Society, (2011)An ILP-Based Optimal Circuit Mapping Method for PLDs., , , , , и . IPDPS Workshops, стр. 251-256. IEEE Computer Society, (2014)