Author of the publication

A Design Technique for Energy Reduction in NORA CMOS Logic.

, , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 53-I (12): 2647-2655 (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Management of charge pump circuits., , , and . Integr., 30 (1): 91-101 (2000)A current monitoring technique for IDDQ testing in digital integrated circuits., , , and . Integr., (2015)A Built-In-Test Circuit for RF Differential Low Noise Amplifiers., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 57-I (7): 1549-1558 (2010)A CMOS differential logic for low-power and high-speed applications., , and . ISCAS (4), page 140-143. IEEE, (2001)A method for the estimation of defect detection probability of analog/RF defect-oriented tests., , and . DATE, page 1395-1400. ACM, (2015)A low power NORA circuit design technique based on charge recycling., , , and . ICECS, page 224-227. IEEE, (2003)Extending the Viability of IDDQ Testing in the Deep Submicron Era., , , and . ISQED, page 100-105. IEEE Computer Society, (2002)NBTI aging tolerance in pipeline based designs NBTI., , and . IOLTS, page 31-36. IEEE, (2013)A Pipeline Architecture Incorporating a Low-Cost Error Detection and Correction Mechanism., , , and . ICECS, page 692-695. IEEE, (2006)Timing error mitigation in microprocessor cores., , and . ICECS, page 772-775. IEEE, (2016)