( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Protecting cryptographic hardware against malicious attacks by nonlinear robust codes.

, , , , и . DFT, стр. 40-45. IEEE Computer Society, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Raghavan Vallur

Sarada Raghavan

Raghavan Chinnadurai

Rohini Kumar

Aditya Kumar

 

Другие публикации лиц с тем же именем

Side-Channel Assisted Modeling Attacks on Feed-Forward Arbiter PUFs Using Silicon Data., и . RFIDSec, том 9440 из Lecture Notes in Computer Science, стр. 53-67. Springer, (2015)An All-Digital Unified Physically Unclonable Function and True Random Number Generator Featuring Self-Calibrating Hierarchical Von Neumann Extraction in 14-nm Tri-gate CMOS., , , , , , , , , и . IEEE J. Solid State Circuits, 54 (4): 1074-1085 (2019)A 617-TOPS/W All-Digital Binary Neural Network Accelerator in 10-nm FinFET CMOS., , , , , , , , , и 1 other автор(ы). IEEE J. Solid State Circuits, 56 (4): 1082-1092 (2021)A Time-/Frequency-Domain Side-Channel Attack Resistant AES-128 and RSA-4K Crypto-Processor in 14-nm CMOS., , , , , , , , , и . IEEE J. Solid State Circuits, 56 (4): 1141-1151 (2021)A 100Gbps Fault-Injection Attack Resistant AES-256 Engine with 99.1-to-99.99% Error Coverage in Intel 4 CMOS., , , , , и . ISSCC, стр. 244-245. IEEE, (2023)On Manufacturing Aware Physical Design to Improve the Uniqueness of Silicon-Based Physically Unclonable Functions., , и . VLSID, стр. 381-386. IEEE Computer Society, (2014)Hybrid modeling attacks on current-based PUFs., и . ICCD, стр. 493-496. IEEE Computer Society, (2014)On Design of Temperature Invariant Physically Unclonable Functions Based on Ring Oscillators., , и . ISVLSI, стр. 165-170. IEEE Computer Society, (2012)On Design of Low Cost Power Supply Noise Detection Sensor for Microprocessors., , и . ISVLSI, стр. 120-125. IEEE Computer Society, (2012)Low-Clock-Power Digital Standard Cell IPs for High-Performance Graphics/AI Processors in 10nm CMOS., , , , , , , , , и 6 other автор(ы). VLSI Circuits, стр. 1-2. IEEE, (2020)